


Name:			
Enrolment No:			
<b>UPES</b> <b>End Semester Examination, May 2024</b>			
<b>Course: Computer Organization &amp; Architecture</b> <b>Program: B. Tech. (Electronics &amp; Computer Engineering)</b> <b>Course Code: CSEG 2044</b>		<b>Semester: IV</b> <b>Time: 03 hrs.</b> <b>Max. Marks: 100</b>	
<b>Instructions: Attempt all the questions.</b>			
<b>SECTION A</b> <b>(5Qx4M=20Marks)</b>			
S. No.		Marks	CO
Q 1	Differentiate RISC and CISC architecture.	4	CO1
Q 2	Design D flip-flop using J-K flip flop.	4	CO2
Q 3	Elucidate the significance of control unit in a digital computer. List its important functions while execution of assembly language program.	4	CO3
Q 4	Differentiate strobe control and handshaking asynchronous data transfer techniques.	4	CO4
Q 5	Design and implement 3 to 8 line decoder circuit.	4	CO2
<b>SECTION B</b> <b>(4Qx10M= 40 Marks)</b>			
Q 6	Elucidate the significance of following instructions: (a) LDA (b) CLA (c) BSA (d) ION (e) SKI (f) EI (g) SHR (h) RET (i) CMP (j) TST	10	CO1
Q 7	Design a sequence generator using D flip-flop to generate the sequence 101100110.	10	CO2
Q 8	Explain microinstruction format and discuss the significance of each field. Write the symbolic microprogram for fetch routine in assembly language.	10	CO3

Q 9	<p>Explain associative memory with the help of a suitable block diagram. Give a suitable example explaining how the argument data is searched within the associative memory.</p> <p style="text-align: center;"><b>OR</b></p> <p>What do understand by direct memory access (DMA)? Explain DMA controller with suitable block diagram.</p>	<b>10</b>	<b>CO4</b>
<p><b>SECTION-C</b> <b>(2Qx20M=40 Marks)</b></p>			
Q 10	<p>(a) What do you understand by pipelining? In certain scientific computations it is necessary to perform arithmetic operation <math>(A_i + B_i) * (C_i + D_i)</math> with a stream of numbers. Specify a pipeline configuration to carry out the task. List the contents of all registers in the pipeline for <math>i = 1</math> through 6.</p> <p>(b) Design and explain hardwired control unit of a digital computer.</p> <p style="text-align: center;"><b>OR</b></p> <p>(a) Differentiate arithmetic pipeline and instruction pipeline. Design a arithmetic pipeline for floating-point subtraction of two numbers:  <math display="block">X = 0.3235 \times 10^3</math> <math display="block">Y = 0.2365 \times 10^2</math>         Explain the pipelining operation with the help of flow-chart.</p> <p>(b) Explain address sequencing for control memory in microprogrammed control unit with a suitable diagram.</p>	<b>20</b>	<b>CO3</b>
Q 11	<p>(a) A computer employs RAM chips of 256 X 8 and ROM chips of 1024 X 8. The computer system needs 2K bytes of RAM, 2K bytes of ROM.</p> <p>(i) How many RAM and ROM chips are needed?          (ii) Draw a memory-address map for the system.          (iii) Give the address range in hexadecimal for RAM and ROM.</p> <p>(b) A 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. What are the number of bits for the TAG field?</p>	<b>20</b>	<b>CO4</b>