

Name:

Enrolment No:



UNIVERSITY OF PETROLEUM AND ENERGY STUDIES
End Semester Examination, June 2021

Course: Computer System Architecture

Program: B.Tech-CSE

Course Code: CSEG1014

Semester: II

Time : 03 hrs.


Max. Marks: 100

Instruction: Attempt all questions. Internal choice is given, where ever applicable.


SECTION A

1. Each Question will carry 5 Marks

S. No.		Marks	CO
Q 1	Reduce the following using Boolean Algebra (Type A' in place of \bar{A} wherever applicable.) (i) $Z = A [B + C(AB + AC)]$ (ii) $Z = \overline{ABC} + \overline{(A + B + C)} + \overline{ABCD}$.	2.5 + 2.5 = 5	CO2
Q 2	Convert the following as indicated by their base: (Type only the final answer). (i) $(650)_{10} \rightarrow ()_{16}$ (ii) $(CA57)_{16} \rightarrow ()_2$ (iii) $(7BF)_{16} \rightarrow ()_2$ (iv) $(110101)_2 \rightarrow ()_8$ (v) $(E7F6)_{16} \rightarrow ()_{10}$	1 X 5 = 5	CO2
Q 3	Name the <i>addressing modes</i> involved in the following operations: (i) Pointer (ii) Program Relocation (iii) Array Operation (iv) Stack Operation (v) Constant assignment.	1 X 5 = 5	CO3
Q 4	Differentiate (i) Hardwired control unit vs. Microprogrammed control unit. (ii) CISC vs. RISC	2.5 + 2.5 = 5	CO3
Q 5	The logic circuit shown below enables the liquid crystal display (LCD) of a handheld electronic device when the microcontroller is sending data to or receiving data from the LCD controller. The circuit will enable the display when LCD = 1. Determine the input conditions necessary to enable the LCD.	5	CO1



Q 6 What would be the MOD number of the counter be if three more flip-flops were added to the 3-bit asynchronous (or ripple) counter circuit shown below




5

CO2

SECTION B

1. Each question will carry 10 marks

Q 7 Determine the output (f) for the logic circuit shown below. Minimize the output (f) function using Boolean algebra and sketch the minimized logic circuit



4+4+2
= 10

CO2

Q 8 Reduce the following function using **K map** and realize using *NAND gates* only.

$$f(ABC) = ABC\bar{C} + \bar{A}\bar{B}C + ABC + \bar{A}\bar{B}C$$

5+5
= 10

CO2

Q 9	(i) Explain about priority based interrupt system. (ii) Differentiate between vectored and non-vectored interrupt. (iii) What is the main disadvantage of polling? (iv) Briefly explain about DMA?	3+2+2 +3 =10	CO4																								
Q 10	(i) What is content addressable memory? (ii) A digital computer has a memory unit of (64K X 16) and a cache memory of 1K words. The cache uses direct mapping with a block size of 4 words. (a) How many bits are there in the tag, index, block, and word fields of the address format? (b) How many bits are there in each word of cache, and how are they divided into functions? Include a valid bit. (c) How many blocks can the cache accommodate?	2+3+3 +2 =10	CO4																								
Q 11	Explain the following (i) Instruction Cycle (ii) Fetch Cycle (iii) Execution Cycle (iv) Instruction Format (v) Types of Instructions	2 X 5 = 10	CO1																								
SECTION-C Each Question carries 20 Marks.																											
Q 12	(i) Explain in detail about the various <i>addressing modes</i> . (ii) Write a sequence of assembly level instructions that will compute the value of $\{x = (A + B) * (C + D)\}$ using (a) Three-address instructions (b) Two-address instructions (c) One-address instructions	10+ 10 = 20	CO3																								
OR																											
	(iii) Write short notes on (a) Memory Address Register (MAR) (b) Memory Data Register (MDR) (iv) The adder-subtractor circuit shown below has the following values for input mode M and data inputs A and B. In each case, determine the values of the outputs: S3, S2, S1, S0, and C4	5 +5 + 10 =20	CO3																								
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th></th> <th>M</th> <th>A</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>a</td> <td>0</td> <td>0111</td> <td>0110</td> </tr> <tr> <td>b</td> <td>0</td> <td>1000</td> <td>1001</td> </tr> <tr> <td>c</td> <td>1</td> <td>1100</td> <td>1000</td> </tr> <tr> <td>d</td> <td>1</td> <td>0101</td> <td>1010</td> </tr> <tr> <td>e</td> <td>1</td> <td>0000</td> <td>0001</td> </tr> </tbody> </table>		M	A	B	a	0	0111	0110	b	0	1000	1001	c	1	1100	1000	d	1	0101	1010	e	1	0000	0001	PTO	
	M	A	B																								
a	0	0111	0110																								
b	0	1000	1001																								
c	1	1100	1000																								
d	1	0101	1010																								
e	1	0000	0001																								

