

# CONTENTS

<b>Acknowledgements.....</b>	<b>VI</b>
<b>Abstract.....</b>	<b>VII</b>
<b>Executive Summary.....</b>	<b>VIII</b>
<b>List of Figures.....</b>	<b>XV</b>
<b>List of Tables.....</b>	<b>XVIII</b>
<b>List of Acronyms and Principle Symbols.....</b>	<b>XIX</b>
<b>1. INTRODUCTION TO OFDMA SYSTEMS.....</b>	<b>1</b>
1.1 Evolution of OFDM system.....	2
1.1.1 Introduction to OFDMA technique.....	4
1.2 Introduction to OFDMA system.....	5
1.3 Symbol Interference In OFDM/A Systems.....	6
1.4 Literature Review.....	7
1.5 Research gap.....	13
1.6 Problem Statement.....	14
1.7 Thesis Objectives.....	16
1.8 Original Contributions.....	17
1.9 Thesis Organization.....	19
<b>2. FOURIER BASED OFDMA.....</b>	<b>21</b>
2.1 Introduction.....	22
2.2 System process of FFT-OFDM/A.....	25
2.3 Sub-Carrier allocation of FFT OFDMA.....	26
2.3.1 Transmitter.....	27
2.3.2 Receiver.....	28
2.4 Orthogonality.....	29

2.5 FFT and IFFT Operations.....	30
2.6 Cyclic Prefix.....	32
2.7 2D-FFT Algorithm.....	33
2.8 Summary.....	34

**3. FPGA BASED DIGITAL SIGNAL PROCESSING / IMPLEMENTATION OF  
2D-FFT ALGORITHM FOR OFDMA.....35**

3.1 Introduction.....	36
3.2 Advantages of Carrying out DSP on PLD's (FPGA).....	37
3.3 Basic Arithmetic blocks for DSP.....	37
3.4 Binary(Radix-2) Encoding Format.....	39
3.4.1 <i>Sign Magnitude</i> .....	39
3.4.2 <i>1's Compliment</i> .....	40
3.4.3 <i>2's Compliment</i> .....	41
3.4.4 <i>Mantissa Exponent Encoding</i> .....	41
3.4.5 <i>Chosen format for present work</i> .....	42
3.5 8-point FFT Implementation .....	44
3.5.1 <i>Adder Implementation</i> .....	46
3.5.2 <i>Multiplier Implementation</i> .....	47
3.6 2D-FFT Implementation for OFDMA.....	48
3.6.1 <i>Pipeline Structure of 64-point FFT</i> .....	49
3.6.2 <i>Internal block diagram of 64-point FFT</i> .....	50
3.6.3 <i>Ping-Pong Memory Architecture</i> .....	52
3.6.4 <i>Direct Digital Synthesis Core</i> .....	55
3.7 Summary.....	58

<b>4. DIGITAL MODULATION SCHEME &amp; CHANNEL SELECTION.</b>	<b>59</b>
4.1 Introduction.....	60
4.2 Digital Modulation Schemes.....	60
4.3 Channel Simulation.....	63
4.4 Delay Spread Calculation.....	66
4.4.1 <i>Characteristics of Mobile Multipath Channels</i> .....	67
4.5 Summary.....	68
<b>5. MITIGATION OF ISI BY EQUALIZATION TECHNIQUES.....</b>	<b>69</b>
5.1 Introduction.....	70
5.2 Mathematical framework of Equalizer.....	70
5.3 Zero Forcing Equalizer.....	71
5.3.1 <i>A Generic adaptive equalizer</i> .....	72
5.4 Equalizer Algorithm's.....	73
5.4.1 <i>Least Mean Square (LMS) Algorithm</i> .....	73
5.4.2 <i>Recursive Least Square (RLS) Algorithm</i> .....	75
5.4.3 <i>Constant Modulus Algorithm (CMA)</i> .....	76
5.5 BER Calculations.....	76
5.6 Summary.....	77
<b>6. PROPOSED TRACKING LOOP ENHANCEMENTS FOR MITIGATING SIGNAL INTERFERENCE.....</b>	<b>78</b>
6.1 Introduction.....	79
6.2 Synthesis Tool.....	80
6.3 Design Procedure.....	81
6.3.1 <i>Test Cases for Verification</i> .....	82
6.4 RTL View of the FFT processor.....	83
6.5 Simulation Results.....	86
6.5.1 <i>Test cases for functional Simulation</i> .....	86
6.6 Synthesis Results.....	90

6.6.1	<i>Test cases for Synthesis</i> .....	90
6.7	Hardware Implementation of OFDMA.....	93
6.7.1	<i>Simulation of Symbols going to IFFT Input</i> .....	93
6.7.2	<i>Symbols of IFFT output</i> .....	93
6.7.3	<i>Simulation of window positioned OFDMA</i> .....	94
6.7.4	<i>Synthesis result of window positioned OFDMA</i> .....	95
6.8	Report Summary and Device Utilization.....	95
6.8.1	<i>Synthesis Options Summary</i> .....	95
6.8.2	<i>HDL Synthesis Report</i> .....	98
6.8.3	<i>Device Utilization Summary</i> .....	99
6.8.4	<i>Timing Summary</i> .....	100
6.9	Simulation of OFDMA on MATLAB.....	101
6.10	Summary.....	103
<b>7.</b>	<b>CONCLUSIONS AND FUTURE DIRECTIONS.....</b>	<b>104</b>
7.1	Summary of Results.....	105
7.2	Future Directions.....	108
	ITU CHANNEL MODEL.....	110
	SYSTEM DESIGN ON FPGA.....	112
	REFERENCES.....	121